COM1031 - Computer Logic
- Created by: NiallJVS
- Created on: 22-01-16 14:02
C | F | C | B | M | I | R | K | Y | U | P | D | E | O | H | P | I | F | C | V | K |
O | W | P | A | I | G | Y | Y | N | X | C | I | X | X | S | R | D | R | B | K | X |
M | J | R | A | C | F | J | U | W | Y | Y | F | A | X | M | I | I | D | V | R | Y |
B | C | E | Q | R | I | J | K | V | Z | A | F | M | V | A | O | F | L | V | X | P |
I | I | T | L | O | C | Q | M | G | I | L | E | P | T | S | R | F | P | C | K | A |
N | V | N | N | C | W | M | C | E | N | E | R | L | M | K | I | E | T | I | Q | N |
A | R | U | U | O | W | P | G | H | D | D | E | E | N | A | T | R | C | M | V | K |
T | B | O | V | N | E | Y | Q | G | I | N | N | S | C | B | Y | E | F | X | H | Q |
I | H | C | T | T | T | R | X | U | R | O | T | O | K | L | O | N | W | C | S | W |
O | V | M | N | R | V | X | R | D | E | I | T | F | F | E | F | T | I | O | U | B |
N | O | A | I | O | S | C | N | Y | C | T | Y | I | X | I | I | T | P | B | S | A |
A | H | R | D | L | N | S | I | T | T | A | P | N | U | N | N | Y | B | S | Q | C |
L | P | G | X | L | C | N | M | M | A | G | E | T | G | T | T | P | R | P | C | X |
L | B | O | E | E | R | O | V | L | D | A | S | E | H | E | E | E | G | W | J | Q |
O | D | R | G | R | R | O | G | Y | D | P | O | R | V | R | R | S | Q | S | W | Q |
G | Q | P | S | S | C | B | A | B | R | O | F | R | V | R | R | O | D | R | U | J |
I | E | E | X | S | S | B | N | S | E | R | R | U | V | U | U | F | N | K | J | K |
C | N | H | J | X | M | P | S | F | S | P | A | P | U | P | P | R | A | F | E | P |
B | N | T | I | J | F | O | O | B | S | R | M | T | G | T | T | O | V | W | E | I |
D | U | E | G | E | Y | S | B | D | Q | X | G | S | F | S | S | M | H | K | G | F |
L | Q | V | H | V | R | L | E | L | A | K | H | M | J | R | C | A | G | I | Q | Y |
Clues
- 1. Timer1 Overflow Interrupt. 2. Timer1 Compare Match Interrupt 3. Input Capture Interrupt (8, 2, 10)
- A pointer to where the processor is up to in the execution of instructions. The memory address where the opcode is currently being executed and stored. (3, 7, 7, 2)
- Combine logic gates, output depends solely on the input states. (13, 5)
- DRAM (Dynamic RAM), SRAM (Static RAM), Non-Volatile RAM (9, 5, 2, 3)
- Interrupt vectors lowest in memory have priority over those higher in memory. (8, 2, 10)
- Interrupts of this type can be disabled. Such interrupts can be disabled when the processor is performing time critical operations. (8, 10)
- PROM (Programmable ROM), EPROM (Erasable Programmable ROM), Flash EPROM (i.e. memory stick). (9, 5, 2, 3)
- The finite time for a gate to respond to a change in the input signal(s). (11, 5)
- Typically contain RAM and ROM. Provide connections that may be used for control applications. May be regarded as a single chip computer that is programmed to perform a specific range of tasks. (16)
- X - R26+R27; Y - R28+R29; Z - R30+R31 (1, 1, 1, 8, 7)
Comments
No comments have yet been made