Which architecture has issues with performing pipelining?
CISC (This is because CISC instructions can vary in length meaning the CPU has to start decoding it before it can finish the fetching stage, whereas RISC instructions are always 4 bytes so no decoding has to be performed)
Comments
No comments have yet been made